UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/016,972	12/14/2001	Ali Allen	ST-99-AD-037	7305
	7590 11/14/200 CTRONICS, INC.	EXAMINER		
MAIL STATIO	N 2346		CHERY, MARDOCHEE	
1310 ELECTRONICS DRIVE CARROLLTON, TX 75006			ART UNIT	PAPER NUMBER
	•		2188	
			MAIL DATE	DELIVERY MODE
			11/14/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
	10/016,972	ALLEN, ALI
Office Action Summary	Examiner	Art Unit
	MARDOCHEE CHERY	2188
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPLAY WHICHEVER IS LONGER, FROM THE MAILING IDENTIFY OF THE MAILING	DATE OF THIS COMMUNICATIO 1.136(a). In no event, however, may a reply be tind will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
Responsive to communication(s) filed on 18. This action is FINAL . 2b) ☐ The 3) ☐ Since this application is in condition for allowed closed in accordance with the practice under	is action is non-final. ance except for formal matters, pr	
Disposition of Claims		
4) Claim(s) 1-30 is/are pending in the applicatio 4a) Of the above claim(s) 10-26 is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-9 and 27-30 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/ Application Papers	awn from consideration. /or election requirement.	
 9) The specification is objected to by the Examir 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre 11) The oath or declaration is objected to by the E 	ccepted or b) objected to by the e drawing(s) be held in abeyance. Se ection is required if the drawing(s) is ob	e 37 CFR 1.85(a). ojected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Bures * See the attached detailed Office action for a list	nts have been received. nts have been received in Applicat iority documents have been receiv au (PCT Rule 17.2(a)).	ion No ed in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other:	ate

Art Unit: 2188

DETAILED ACTION

1. In view of the Appeal Brief filed on 8/18/2008, PROSECUTION IS HEREBY

REOPENED. The new grounds of rejection are set forth below.

To avoid abandonment of the application, appellant must exercise one of the following

two options:

(1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37

CFR 1.113 (if this Office action is final); or,

(2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an

appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal

brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37

CFR 41.20 have been increased since they were previously paid, then appellant must

pay the difference between the increased fees and the amount previously paid.

A Supervisory Patent Examiner (SPE) has approved of reopening prosecution by

signing below:

/Hyung S. Sough/ Supervisory Patent Examiner, Art Unit 2188 11/10/08

Response to Amendment

2. This Office action is a reply to applicants' communication filed on August 18,

2008 in response to PTO Office Action mailed on April 21, 2008. Applicant's remarks

and amendments to the claims and/or the specification were considered with the results

that follow.

Art Unit: 2188

3. Claims 1-9 and 27-30 are pending.

Response to Arguments

4. Applicant's arguments filed August 18, 2008 have been fully considered but are moot in view of new ground of rejection.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lum (5,696,931) in view of Hicken (6,092,149), Napolitano (6,301,605), and Shinagawa (5,937,427).

As per claim 1, Lum discloses a mass storage system comprising:

a mass storage device (Fig. 1; storage device 104); a cache memory coupled to the

mass storage device, the cache memory being organized in data blocks and having a

first data block (Fig. 1, disk cache 118, where it is understood that a cache is composed

of multiple data blocks); a microprocessor coupled to the mass storage device and the

cache memory (Fig. 1, microprocessor 114); and a controller coupled to the

microprocessor and the cache memory (Fig. 1; controller 106), wherein the controller:

receives a data request from a host system (column 4, lines 4041); calculates new cache counter and pointer values when the first requested data block is not contained within the first block of the cache (column 7, lines 15-62); initiates an auto-transfer of the requested data that resides in the cache to the host system (column 4, lines 40-46); and requests a transfer of the requested data that resides in the mass storage device to the host system (column 9, lines 44-55).

Page 4

Lum does not explicitly teach calculate new cache counter and pointer values when the first requested data block is not contained within the first block of the cache as claimed.

Hicken, however, discloses calculate new cache counter and pointer values when the first requested data block is not contained within the first block of the cache [col. 2, II 54-65].

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by Applicant to modify the system of Lum to include calculating new cache counter and pointer values when the first requested data block is not contained within the first block of the cache because this would have helped with processing buffered data and commands to and from a host computer in the event of a full cache hit and a partial cache hit (col. 1, II 23-25; col. 2, II 55-60) as taught by Hicken.

Lum and Hickem do not explicitly teach requesting a transfer of the requested data that resides in the mass storage device directly to the host system.

Napolitano, however, discloses requesting a transfer of the requested data that resides in the mass storage device directly to the host system [col. 10, II 32-35].

Thus, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the system of Lum and Hickem to include requesting a transfer of the requested data that resides in the mass storage device directly to the host system since this would have made the data available at the host if and when requested (col. 10, II 34-35) as taught by Napolitano.

Lum, Hicken, and Napolitano do not explicitly disclose the request of the transfer (i.e., from mass storage device to host) and the initiation of the auto-transfer (i.e., from cache to host) occurs substantially concurrently.

Shinagawa discloses request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurs substantially concurrently [col. 1, lines 28-37].

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by applicant, to modify the combination of Lum, Hicken and Napolitano to include request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurring substantially concurrently as shown in Shinagawa because doing so would have provided a method which can eliminate the wasteful waiting time upon movement of a recording medium and the processing time required for searching for and updating management information (col. 2, lines 51-58) as taught in Shinagawa thereby achieving the overall result as the claimed invention.

As per claim 2, Lum discloses a controller register including: a counter register containing a value for the number of blocks of data in the

cache memory (column 5, lines 65-67), a start address register identifying the first block of data in the cache memory (column 6, lines 14-18); and a pointer register containing a pointer to the first block of data in the cache memory (column 8, lines 4-16).

As per claim 3, Lum discloses the microprocessor transfers the requested data that resides in the mass storage device to the host system by way of the cache memory (column 9, lines 44-55).

As per claim 4, Lum discloses the microprocessor controls the transfer of requested data that resides in the mass storage device and the controller controls the transfer of requested data that resides in the cache (column 4, lines 41-47; column 9, lines 44-47).

As per claim 5, Lum discloses the controller includes a general or special purpose processor executing program instructions (Fig. 1, microprocessor 114).

As per claim 6, Lum discloses the transfer of requested data that resides in the mass storage device occurs substantially simultaneously with the transfer of data that resides in the cache (column 9, lines 1-55; column 10, lines 36-38).

7. Claims 8, 27-28 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lum (5,696,931), Simionescu (6,141,728), Napolitano (6,301,605), and Shinagawa (5,937,427).

Application/Control Number: 10/016,972

Art Unit: 2188

62 - column 6, line 18).

As per claim 8, Lum discloses a method of retrieving data from a mass storage system comprising: receiving a data request from a host system, the data request including a block address for a first block of the requested data and a number of blocks in the request (column 4, lines 40-41; Fig. 1, disk cache 118, where it is understood that a cache is composed of multiple data blocks; column 5, lines 65-67); if none of the requested data is in a cache memory, initiating a transfer of the requested data from a mass storage device (column 9, lines 44-47); if a portion of the requested data is in the cache memory and a portion of the requested data is in the mass storage device, transferring the portion of the requested data from the cache memory to the host system substantially concurrently with transferring the portion of the requested data from the mass storage devices to the host system (column 9, lines 1-55; column 10, lines 36-38); if all the requested data is in the cache memory, transferring the requested data from the cache memory to the host system (column 4, lines 41-47); wherein the steps of transferring the requested data from the cache memory system include calculating a starting location in the cache memory for the transfer, based upon the block address and the number of blocks in the request received from the host system (column 5, line

Page 7

Lum does not explicitly teach transferring a portion of the requested data from the cache memory to the host system substantially concurrently with transferring a portion of the requested data from the mass storage devices to the host as claimed.

Application/Control Number: 10/016,972

Art Unit: 2188

Simionescu, however, discloses transferring a portion of the requested data from the cache memory to the host system substantially concurrently with transferring a portion of the requested data from the mass storage devices to the host [col. 21, II 20-26] to quickly and efficiently buffer multiple data transfers into the cache buffer (col. 2, II 5-10).

Page 8

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by Applicant, to modify the system of Lum to include transferring a portion of the requested data from the cache memory to the host system substantially concurrently with transferring a portion of the requested data from the mass storage devices to the host because this would have quickly and efficiently buffered multiple data transfers into the cache buffer (col. 2, II 5-10) as taught by Simionescu.

Lum and Simionescu do not explicitly teach requesting a transfer of the requested data that resides in the mass storage device directly to the host system.

Napolitano, however, discloses requesting a transfer of the requested data that resides in the mass storage device directly to the host system [col. 10, II 32-35] so that the data is available at the host if and when requested (col. 10, II 34-45).

Thus, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the system of Lum and Simionescu to include requesting a transfer of the requested data that resides in the mass storage device directly to the host system since this would have made the data available at the host if and when requested (col. 10, II 34-35) as taught by Napolitano.

Lum, Hicken, and Napolitano do not explicitly disclose the request of the transfer (i.e., from mass storage device to host) and the initiation of the auto-transfer (i.e., from cache to host) occurs substantially concurrently.

Shinagawa discloses request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurs substantially concurrently [col. 1, lines 28-37].

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by applicant, to modify the combination of Lum, Hicken and Napolitano to include request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurring substantially concurrently as shown in Shinagawa because doing so would have provided a method which can eliminate the wasteful waiting time upon movement of a recording medium and the processing time required for searching for and updating management information (col. 2, lines 51-58) as taught in Shinagawa thereby achieving the overall result as the claimed invention.

As per claim 27, the rationale in the rejection of claim 8 is herein incorporated. Lum further discloses a disk memory system, comprising: a disk-device for storing datablocks on disk-storage-media (Fig. 1; storage device 104, where it is understood that disk tracks or segments store data blocks); a cache for storing data-blocks (Fig. 1, disk cache 118, where it is understood that a cache is composed of multiple data blocks); a disk-controller (Fig. 1; controller 106); registers within said disk-controller containing a cache-start-address of a first data-block in said cache (column 6, lines 14-18), and a

Art Unit: 2188

cache-block-length that defines a total number of data-blocks stored in said cache (column 5, lines 65-67); said disk-controller receiving a data-request that contains a request-start-address of a first data-block in said data-request, and a request-blocklength that defines a total number of data-blocks in said data-request (column 4, lines 40-41); a microprocessor operationally interconnecting said disk-device, said cache, and said disk-controller (Fig. 1, microprocessor 114); logic means in said disk-controller responsive to said cache-start-address as compared to said request-start-address, and to said cache-block-length-as compared to said request-block-length (column 7, lines 15-62; column 5, line 62 - column 6, line 18); said logic means being operable to determine when no data-blocks corresponding to said data-request reside in said cache, and operating in response to such a determination to cause said microprocessor to fetch said data-blocks corresponding to said data-request from said disk-device (column 9, lines 44-47); said logic means being operable to determine when all of the data-blocks corresponding to said data-request reside in said cache, and operating in response to such a determination to cause said disk-controller to auto-transfer all of said data-blocks corresponding to said data-request from said cache without requiring operation of said microprocessor (column 4, lines 40-46); and said logic means being operable to determine when a cache-hit-portion of data-blocks corresponding to said data-request reside in said cache and a cache-miss-portion of said data-blocks corresponding to said data-request do not reside in said cache, and operating in response to such a determination to concurrently cause said disk-controller to autotransfer said cache-hit-portion of said data-blocks corresponding to said data-request

Art Unit: 2188

from said cache, and to cause said microprocessor to fetch data-blocks corresponding to said cache-miss-portion of said data-request from said disk-device (column 9, lines 1-55; column 10, lines 36-38).

As per claim 28, the rationale in the rejection of claim 8 is herein incorporated. Lum further discloses a disk memory system, comprising: a relatively slow disk-device for storing data-blocks on disk-storage-media (Fig. 1; storage device 104, where it is understood that disk tracks or segments store data blocks); a relatively fast cache for storing data-blocks (Fig. 1, disk cache 118, where it is understood that a cache is composed of multiple data blocks); a disk-controller (Fig. 1; controller 106), and a microprocessor (Fig. 1, microprocessor 114); registers within said disk-controller containing a cache-start-address of a first data-block in said cache (column 6, lines 14-18), and a cache-block-length that defines a total number of datablocks stored in said cache (column 5, lines 65-67); said disk-controller receiving as input a data-request from said host-system; said data request containing a requeststart-address of a first data-block in said data-request, and a request-block-length that defines a total number of data-blocks in said data-request (column 4, lines 40-41); a logic circuit in said disk-controller responsive to said cache-start address as compared to said request-start-address, and to said cache-block-length as compared to said request-block-length (column 9, lines 44-47); said logic circuit being operable to determine a cache-miss when no data-blocks corresponding to said data-request reside in said cache, and operating in response to a cache-miss to cause said microprocessor

Art Unit: 2188

to fetch said data-blocks corresponding to said data-request from said disk-device (column 9, lines 44-47); said logic circuit being operable to determine a total-cache-hit when all of the data-blocks corresponding to said data-request reside in said cache, and operating in response to a total-cache-hit to cause said disk-controller to auto-transfer all of said data-blocks corresponding to said data-request from said cache without requiring operation of said microprocessor (column 4, lines 40-46); and said logic circuit being operable to determine a partial-cache-hit when a first-portion of data-blocks corresponding to said data-request reside in said cache and a second-portion of said data-blocks corresponding to said data-request do not reside in said cache, and operating in response to a partial-cache-hit to concurrently cause said disk-controller to auto-transfer said first-portion of said data-blocks corresponding to said data-request from said cache, and to cause said microprocessor to fetch data-blocks corresponding to said second-portion of said data-request from said disk-device (column 9, lines 1-55; column 10, lines 36-38).

As per claim 30, Simionescu discloses the logic means include a processor executing programmed instructions [Fig. 1].

8. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lum et al (US 5,696,931) in view Hicken (6,092,149), Napolitano (6,301,605), Shinagawa (5,937,427), and of well-known practices in the art.

Art Unit: 2188

Regarding claim 7, Lum, Hicken, Napolitano, and Shinagawa disclose the claimed invention as per the rejection of claim 1 supra. Lum, Hicken, Napolitano, and Shinagawa do not explicitly disclose the mass storage system and the host system are integrated into a single unit as required in the claim. However, to make integral is generally not given patentable weight.

Furthermore, integrating memory and logic on a single device is a common and well-known practice in the art, to reduce power and circuit area, and to increase the data transfer rate between elements. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention by applicant to integrate the mass storage and the host in the combination of Lum, Hicken, Napolitano, and Shinagawa to reduce power or circuit area, and to increase the data transfer rate between elements based on conventional practices.

9. Claim 29 is rejected under 35 U.S.C. 103(a) as being unpatentable over

Lum et al (US 5,696,931) in view Simionescu (6,141,728), Napolitano (6,301,605),

Shinagawa (5,937,427), and of well-known practices in the art.

Regarding claim 29, Lum Hicken, Napolitano, and Shinagawa disclose the claimed invention as per the rejection of claim 1 supra. Lum, Hicken, Napolitano, and Shinagawa do not explicitly disclose the mass storage system and the host system are integrated into a single unit as required in the claim. However, to make integral is generally not given patentable weight.

Furthermore, integrating memory and logic on a single device is a common and well-known practice in the art, to reduce power and circuit area, and to increase the data transfer rate between elements. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention by applicant to integrate the mass storage and the host in the combination of Lum, Hicken, Napolitano, and Shinagawa to reduce power or circuit area, and to increase the data transfer rate between elements based on conventional practices.

10. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lum et al (US 5,696,931) in view of Simionescu (6,141,728), Napolitano (6,301,605), Shinagawa (5,937,427), and Taroda et al (US Pub 200110014929) A1).

As per claim 9, Lum, Simionescu, and Napolitano, and Shinagawa disclose the claimed invention as per the rejection of claim 8 supra. Lum, Simionescu, Napolitano, and Shinagawa do not explicitly disclose the data request has a first logical address protocol and the cache memory has a second logical address protocol and including the step of translating between the first and second address protocols as required in the claim.

Taroda discloses a disk control device having a block format different from the host wherein the first and second formats can be converted (Paragraphs 12-16) to realize access compatible with the two different formats.

Thus, it would have been obvious to one of ordinary skill at the time of the

Art Unit: 2188

invention by applicant, to modify the system of Lum, Simionescu, Napolitano, and Shinagawa to include converting formats between the host and the disk controller in the manner taught by Taroda, because doing so would have helped realizing access compatibility with the two different formats (Paragraph 14) as taught by Taroda.

11. Claims 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lum (5,696,931) in view of Hicken (6,092,149), Napolitano (6,301,605), and Satoh (5,313,612).

As per claim 1, Lum discloses a mass storage system comprising:

a mass storage device (Fig. 1; storage device 104); a cache memory coupled to the
mass storage device, the cache memory being organized in data blocks and having a
first data block (Fig. 1, disk cache 118, where it is understood that a cache is composed
of multiple data blocks); a microprocessor coupled to the mass storage device and the
cache memory (Fig. 1, microprocessor 114); and a controller coupled to the
microprocessor and the cache memory (Fig. 1; controller 106), wherein the controller:
receives a data request from a host system (column 4, lines 4041); calculates new
cache counter and pointer values when the first requested data block is not contained
within the first block of the cache (column 7, lines 15-62); initiates an auto-transfer of the
requested data that resides in the cache to the host system (column 4, lines 40-46); and
requests a transfer of the requested data that resides in the mass storage device to the
host system (column 9, lines 44-55).

Lum does not explicitly teach calculate new cache counter and pointer values when the first requested data block is not contained within the first block of the cache as claimed.

Hicken, however, discloses calculate new cache counter and pointer values when the first requested data block is not contained within the first block of the cache [col. 2, II 54-65].

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by Applicant to modify the system of Lum to include calculating new cache counter and pointer values when the first requested data block is not contained within the first block of the cache because this would have helped with processing buffered data and commands to and from a host computer in the event of a full cache hit and a partial cache hit (col. 1, Il 23-25; col. 2, Il 55-60) as taught by Hicken.

Lum and Hickem do not explicitly teach requesting a transfer of the requested data that resides in the mass storage device directly to the host system.

Napolitano, however, discloses requesting a transfer of the requested data that resides in the mass storage device directly to the host system [col. 10, il 32-35].

Thus, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the system of Lum and Hickem to include requesting a transfer of the requested data that resides in the mass storage device directly to the host system since this would have made the data available at the host if and when requested (col. 10, II 34-35) as taught by Napolitano.

Lum, Hicken, and Napolitano do not explicitly disclose the request of the transfer (i.e., from mass storage device to host) and the initiation of the auto-transfer (i.e., from cache to host) occurs substantially concurrently.

Satoh discloses request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurs substantially concurrently [col. 7, lines 60-66].

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by applicant, to modify the combination of Lum, Hicken and Napolitano to include request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurring substantially concurrently as shown in Satoh because doing so would have provided an information recording and reproducing apparatus which is capable of raising the limit for the number of times of rewriting of an optical disk and of restoring data in response to power failure, power-off or hardware error (coi. 2, lines 50-56) as taught in Satoh thereby achieving the overall result as the claimed invention.

12. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lum (5,696,931), Simionescu (6,141,728), Napolitano (6,301,605), and Satoh (5,313,612).

As per claim 8, Lum discloses a method of retrieving data from a mass storage system comprising: receiving a data request from a host system, the data request including a block address for a first block of the requested data and a number of blocks

Art Unit: 2188

in the request (column 4, lines 40-41; Fig. 1, disk cache 118, where it is understood that a cache is composed of multiple data blocks; column 5, lines 65-67); if none of the requested data is in a cache memory, initiating a transfer of the requested data from a mass storage device (column 9, lines 44-47); if a portion of the requested data is in the cache memory and a portion of the requested data is in the mass storage device, transferring the portion of the requested data from the cache memory to the host system substantially concurrently with transferring the portion of the requested data from the mass storage devices to the host system (column 9, lines 1-55; column 10, lines 36-38); if all the requested data is in the cache memory, transferring the requested data from the cache memory to the host system (column 4, lines 41-47); wherein the steps of transferring the requested data from the cache memory system include calculating a starting location in the cache memory for the transfer, based upon the block address and the number of blocks in the request received from the host system (column 5, line 62 - column 6, line 18).

Lum does not explicitly teach transferring a portion of the requested data from the cache memory to the host system substantially concurrently with transferring a portion of the requested data from the mass storage devices to the host as claimed.

Simionescu, however, discloses transferring a portion of the requested data from the cache memory to the host system substantially concurrently with transferring a portion of the requested data from the mass storage devices to the host [col. 21, II 20-

26] to quickly and efficiently buffer multiple data transfers into the cache buffer (col. 2, II 5-10).

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by Applicant, to modify the system of Lum to include transferring a portion of the requested data from the cache memory to the host system substantially concurrently with transferring a portion of the requested data from the mass storage devices to the host because this would have quickly and efficiently buffered multiple data transfers into the cache buffer (col. 2, Il 5-10) as taught by Simionescu.

Lum and Simionescu do not explicitly teach requesting a transfer of the requested data that resides in the mass storage device directly to the host system.

Napolitano, however, discloses requesting a transfer of the requested data that resides in the mass storage device directly to the host system [col. 10, II 32-35] so that the data is available at the host if and when requested (col. 10, II 34-45).

Thus, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the system of Lum and Simionescu to include requesting a transfer of the requested data that resides in the mass storage device directly to the host system since this would have made the data available at the host if and when requested (col. 10, II 34-35) as taught by Napolitano.

Lum, Hicken, and Napolitano do not explicitly disclose the request of the transfer (i.e., from mass storage device to host) and the initiation of the auto-transfer (i.e., from cache to host) occurs substantially concurrently.

Art Unit: 2188

Satoh discloses request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurs substantially concurrently [col. 7, lines 60-66].

Thus, it would have been obvious to one of ordinary skill in the art, at the time of invention by applicant, to modify the combination of Lum, Hicken and Napolitano to include request of a transfer (i.e., from mass storage device to host) and initiation of a transfer (i.e., from cache to host) occurring substantially concurrently as shown in Satoh because doing so would have provided an information recording and reproducing apparatus which is capable of raising the limit for the number of times of rewriting of an optical disk and of restoring data in response to power failure, power-off or hardware error (col. 2, lines 50-56) as taught in Satoh thereby achieving the overall result as the claimed invention.

Conclusion

- 13. When responding to the office action, Applicant is advised to clearly point out the patentable novelty that he or she thinks the claims present in view of the state of the art disclosed by references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. 1.111(c).
- 14. When responding to the Office action, Applicant is advised to clearly point out where support, with reference to page, line numbers, and figures, is found for any amendment made to the claims.

Art Unit: 2188

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mardochee Chery whose telephone number is (571) 272-4246. The examiner can normally be reached on 8:30A-5:00P.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hyung Sough can be reached on (571) 272-6799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Hyung S. Sough/ Supervisory Patent Examiner, Art Unit 2188 11/10/08

November 10, 2008

Art Unit: 2188

Mardochee Chery Examiner AU: 2188